Temperature Gradient Alleviating Method for Arithmetic Units

Show full item record

Files in this item

PDF 1013-2.pdf 1.473Mb

Pour citer ce document :
URI: http://hdl.handle.net/2042/6422
Title: Temperature Gradient Alleviating Method for Arithmetic Units
Author: Egawa, R.; Ito, M.; Hasegawa, N.; Nakamura, T.; Suzuki, K.-I.
Abstract: Recently, thermal-aware digital circuit design in advanced technologies is great challenges to realize high-speed and robust microprocessors. In this paper, we explore temperature gradient alleviating method for arithmetic units. Aiming at alleviating temperature gradients at logical circuit design level, we try to flatten out a power density by applying delay-balancing technique for equal-delay circuits. Our proposal is evaluated in fine grain thermal simulation. Simulation results show the strong dependency between placement and temperature gradients on arithmetic units.
Subject: Thermal-aware circuit design, delay balancing logical effort, fine grain thermal simulation,
Publisher: TIMA Editions , Grenoble, France
Date: 2006

This item appears in the following Collection(s)

Show full item record





Advanced Search